Abstract. To perform veri cation of digital systems with time bounded delays, it is essential to characterize the space of all possible system behaviors. In this paper, we describe our analysis technique which accepts a behavioral speci cation of the timing of a digital system and generates the set of all possible behaviors for the system. The ability to represent and reason about time ranges for events is a distinguishing characteristic of our technique and gives our analysis method both its power and complexity.
Introduction
Our research focuses on the analysis of digital system descriptions which include time bounded delays. This analysis is part of the problem of veri cation: given behavioral speci cations of a system, check that no possible behavior of the system would violate any requirement constraints imposed on the system. The requirements may come either from the designer or from the needs of the components e.g. setup and hold constraints which make up the system. In general, our model of digital systems with time bounded delays allows for the speci cation of digital systems, the generation of all possible system behaviors given the speci cation and an initial system state, and the analysis of the resulting system behaviors.
In this paper we focus on the key part of this analysis, the generation of all possible system behaviors from a system behavioral speci cation. We are primarily concerned with the temporal behavior of digital systems, not their function. We are only concerned with data values" to the extent that one signal could enable or disable the occurrence of an event on another signal in the system. The ability to represent and reason about time ranges for events is a distinguishing characteristic of our technique and gives our analysis both its power and complexity.
Attempts to reason about digital systems have been ongoing 1 3 . Various methods for modeling the systems with time delay h a v e been proposed and formal veri cation methods investigated 4 7 . Methods based on simulation have also been used to verify circuits 8,9 . Other recent w ork has taken a symbolic approach to attempt to reason about circuits 10,11 and our earlier work 12, 13 investigated a more simplistic veri cation technique upon which this work is based. Recent w ork in asynchronous veri cation 14 performs an analysis similar to our search process and also depends on the need to perform bifurcations or splits as system behaviors are generated.
Overview & Example
To provide an overview of the our analysis technique, we present an example of an RS latch constructed from two nor gates, each with gate delay in the range 1 to 3 Fig. 1a , and with the system behavioral speci cation shown in Fig. 1b . The RS latch starts with R, S, and Q low and with QBAR high. A rising transition occurs on S at t = 0. Figure 1c illustrates the timing waveform for this input transition of the latch. If we w ere doing veri cation of the latch, we w ould be checking this waveform against a system requirement like Q m ust rise within 5 of S rising." This requirement m a y be imposed by other modules in the system or by external constraints on the system. In order to perform veri cation, all system requirements are compared with all system behaviors generated, to verify proper system operation. The most di cult part of this veri cation process is the generation of all possible system behaviors.
In order to generate all possible system behaviors for digital systems with time bounded delays, we m ust enumerate or search the space of all possible interactions among signals which often have m utual interdependencies on their transitions. The search space is bounded by identifying system states which have previously occurred, e ectively handling cycles and reconvergent behaviors. Conversely, the size of the search space grows based on the interaction among signals and the time ranges associated with their interdependent transitions.
As an example of such a search space explosion, we revisit the RS latch previously shown. The gates which comprise the latch in this example have gate delays of 1 to 3 and both inputs fall from the illegal input state" at t = 1. The four behaviors shown in Fig. 2 are representative of the 26 behaviors resulting from our analysis of 855 system states taking 16.90 cpu seconds on a Sparcstation 2. The many behaviors explored are caused by the splitting or bifurcation of nodes in the search space of possible behaviors. From one starting state and initial transitions of R and S the search space grows, caused by alternative i n teractions based on system state and dissection of the time ranges. Our research shows that a useful model for the analysis and veri cation of digital systems must include both time ranges and signal interaction based on system state. The interaction of these two elements implies bifurcation and growth of the space of system behaviors which m ust be explored in this analysis. The next section provides a formal description of our speci cation and analysis technique followed by a n o v erview of the algorithm developed to perform this analysis. 1 
Background & De nitions
For our analysis we de ne a system as a collection of components and the signals which i n terconnect them. To c haracterize the behavior of the system we de ne the system speci cation in terms of the events which occur on the signals of the system. In this work, the analysis process is dependent on an underlying assumption that the system is completely speci ed i.e., all information regarding the system is known. This assumption is necessary and su cient for the generation of all possible system behaviors. It is necessary since permitting the possibility 1 The complete algorithm is fully speci ed in 15 . of unknown information in the system e ecting its operation possibly results in the generation of system behaviors which cannot occur or the absence of system behaviors which can occur.
A partially speci ed system is one where not all information is known about how all signals in the system interact. Taken to an extreme, this implies that signals may c hange values in an undetermined manner, at any time, precluding the possibility of generating all possible system behaviors. The assumption that the system is fully speci ed is su cient for the generation of all possible system behaviors. If all information is known about the system, then by de nition no unanticipated action can occur in the system which a ects the generation of possible system behaviors, within the scope of the model used.
We capture the speci cation as a set of causalities each, describing under what circumstances an event on one signal causes" an event on another signal in the system. Informally causalities are of the form: clock rising when D is high causes Q to go high after 10-20ns when reset is low." More formally we describe the temporal speci cation of the system using the following de nitions.
De nition1. The speci cation of the system is the set of all causal relationships among the signals of the system: C f c j c = h " 1 ; " 2 ; ig; i.e. the set of causalities are the rules by which a n e v ent on one signal causes an event on another signal. For a given causality, the second event, " 2 , is speci ed to occur within c relative to the rst event, " 1 . The time range c must contain two positive v alues.
A causality re ects a characteristic of the system being veri ed; it speci es that if " 1 is enabled, " 2 will occur provided it is also enabled within the time range c after " 1 .
De nition3. A guarded event, " h s; e; wi, i s a n e v ent, e, on a signal, s, and an enabling expression, w, which identi es when the event is enabled. A guarded event is enabled at some time t if the enabling expression evaluates to true at time t , 1.
De nition4. A time range, , speci es a time window for events where min; max and min max.
Time is treated as a discrete quantity measured in an integral number of arbitrary time units. Time ranges are speci ed relative to some time, t. The fact that time is not continuous is not a strong constraint since the unit by which time is interpreted can be made arbitrarily small, approaching a closer approximation of continuous time, if needed.
Given two time ranges 1 ; 1 and 2 ; 2 , if 1 + 1 = 2 then the union of the two time ranges is de ned as 1 ; 1 2 ; 2 = 2 ; 2 1 ; 1 = 1 ; 2 .
De nition5. A signal, s, is an information channel which is used to interconnect modules. Signals may connect multiple modules or a module to itself. The set of all values any signal may h a v e i s f high; lowg f true; falseg f 1 ; 0 g .
A signal is a physical entity e.g., a wire or a virtual identi er e.g., a variable which can have t w o v alues, high and low.
De nition6. An event, e, is a rising or falling transition of a signal which occurs instantaneously.
There is no rise time or fall time associated with events, however, events themselves can occur at any point within a time range. This time range may h a v e a zero width in which case the event occurs at a speci c time. The transition of s from high to low is called the event s falling s and the transition of signal s from low to high is the event s rising s".
De nition7. An enabling expression also referred to as a when clause, w, i s a possibly null set of conjunctive i.e. logical and" expressions of signal names.
Each element in the set is disjunctively combined logical or-ed" together. Each conjunctive expression is a set of signal names or negated signal names that speci es a logical expression. The enabling expression is used to allow or disallow the occurrence of an event as described in guarded event" De nition 3. An example conjunctive expression is A: B C _ D E , and is speci ed in set notation as ffA; :B;CgfD;Egg.
De nition8. A causal graph is an augmented signal transition graph STG where the nodes are events and the directed arcs are the causalities causal relationships between events. The graph is augmented such that the arcs contain the two enabling expressions, w 1 and w 2 , and the time range, speci ed by the causality. Multiple arcs may exist between any t w o nodes in the graph.
With the causal graph and a set of initial conditions, it is possible to construct a system history graph which describes all possible behaviors of the system. The algorithm for the construction of the history is given in the next section. Once a history graph is generated, it is possible to traverse the graph to generate a visual representation timing diagram of each system history.
De nition9. A system history graph, H, is a directed graph which describes all possible behaviors from an initial state. Each node in the history graph is a dynamic state, D, and the arcs specify a temporal ordering of the states. De nition10. A dynamic state of the system is D h S ; P ; t ; S 0 ; P 0 ; h ds-flagsii where S is the static state of the system, P is the set of pending transitions, S 0 is the initial static state when D is created, P 0 is the initial dynamic state when D is created, t is the time of the earliest occurring transition in P 0 , and hds-flagsi h ProcessedFlagi is used in the construction of H. W e s a y that t is the time at which D occurs.
The dynamic state holds all the information about the state of the system. Therefore, given any dynamic state and the causal graph, all possible behaviors evolving from that state can be determined. De nition16. A system history is de ned as any path through the completed system history graph from the starting node, D 0 to a terminal node.
Algorithm
The behavior of the system is completely speci ed by the history graph, H.
The construction of the history graph from the causal graph begins with the speci cation of an initial state, D 0 . Given this initial state, the main processing loop of the algorithm simply chooses any node in the graph which has not yet been processed and processes that node as shown in Fig. 3. 1 while node Di in history graph not processed f 2 ProcessNodeDi 3 g Fig.3 . Main system history graph processing loop
Pending transitions in the current dynamic state are processed by rst testing if the transition is enabled, moving enabled transitions to the static state, and possibly creating a a bifurcation in the history graph. A bifurcation is a splitting of a dynamic state, D, in the system history graph into two separate dynamic states. The composition or union of the two dynamic states is equivalent to the original dynamic state. The split is necessary to disambiguate possible system history alternatives. The procedure speci ed by ProcessNode shown in The procedure TransitionOccurred? seen in Fig. 6 and Fig. 8 processing of a given transition, p 2 P . First, a check is made to see if all signals used in w p are de ned. For each signal that is unknown, a bifurcation occurs for the signal to take on a high and low v alue lines 3-4. Next, the enabling expression in p is checked to see if the event is enabled at t line 6. If the event is not enabled, if may not be enabled because p itself may cause a change on a signal used in its own enabling expression. It is not possible for a signal to e ect its own enabling expression since by de nition, it must have already occurred to have a n y e ect on any other signal in the system. If p is not enabled, then a ag is set indicating that a bifurcation may b e necessary when p is removed from P i.e. when = 0 and the processing of p is complete at t line 12. If p can occur, then a test is made to see if another transition is pending in P, on the same signal s, of the same event e v ent t ype as e, which can occur now = 0 and is enabled line 13. If all these conditions are true, then a bifurcation in H occurs line 15. In TransitionOccurred?, the next step is to check if another transition pending now o n p , is enabled, and is opposite to e i.e. rising vs. falling line 18. If such a transition is pending, then a ag is set in p indicating that a bifurcation is necessary when p is removed from P line 20. After this processing after line 20, the dynamic state is updated to re ect the occurrence of p.
In the next part of TransitionOccurred? shown in Fig. 8 , if the transition on s p in the static state, last , has the same serial number, as p in the dynamic state, then the current transition is the same as the past transition line 24. In this case, the ending time of the transition is simply updated in last if s p is not used in any enabling expressions in P 0 line 33. If s p is used in an enabling expression in P 0 , then a bifurcation is necessary to guarantee that the value of s p is stable at the time used, t , 1 line 29. An example of such a bifurcation is shown in Fig. 9 . Here s p A and A is used in the enabling expression of the pending transition B" when A"; a is the original dynamic state and b shows the dynamic states after bifurcation. This dynamic state is copied i.e. D copy = D i and p removed from P copy and P 0:copy . Finally, the new dynamic state, D copy is linked into the graph by pointing D P i to D copy .
Conclusion & Summary
The veri cation of digital circuits is a challenging problem. Our method of verifying correct operation is to generate all possible signal interactions and then to check that speci ed relationships hold between the signals e.g. setup or hold times. This approach has some characteristics of a brute force" approach. One hopes that symbolic processing could be performed to reduce the amount o f enumeration necessary and therefore reduce the complexity. H o w ever, to accurately model digital systems, both bounded time ranges and state i.e. enabling expressions are a necessity. Once these two elements are included in the model, it is di cult to signi cantly reduce the size of the search space due to complex signal interactions.
In this paper, we h a v e presented a method for generating all possible system behaviors of a bounded delay digital circuit model given a speci cation and initial conditions. Although our technique explicitly enumerates the entire space of possible behaviors, we h a v e shown that it is reasonable to analyze non-trivial systems in a short period of time. Further, describing systems with causalities is feasible for non-trivial systems. Causalities can often be derived directly from vendor supplied component speci cations. Although a large number of dynamic states may b e e n umerated during the analysis, the automatic generation of timing diagrams from system histories makes it possible for a human to understand the behavior of complex systems.
We h a v e emphasized the generation of system behaviors from the speci cation of digital circuits since this is key to any analysis, not only veri cation. Our future work consists of investigating ways of automatically generating appropriate initial states and transitions to enumerate all states which could result in requirement violations, thus providing a total veri cation system for time bounded digital circuits.
We gratefully acknowledge the support of this research b y the National Science Foundation grant n umber MIP-9102721.
